A Contraction Method for Locating All the DC Solutions of Circuits Containing Bipolar Transistors by Michał Tadeusiewicz & Stanisław Hałgas
Circuits Syst Signal Process (2012) 31:1159–1166
DOI 10.1007/s00034-011-9362-1
S H O RT PA P E R
A Contraction Method for Locating All the DC
Solutions of Circuits Containing Bipolar Transistors
Michał Tadeusiewicz · Stanisław Hałgas
Received: 17 February 2011 / Revised: 31 August 2011 / Published online: 27 September 2011
© The Author(s) 2011. This article is published with open access at Springerlink.com
Abstract The paper is devoted to the analysis of diode–transistor circuits having
multiple DC solutions. The transistors are characterized by the Ebers–Moll model and
the circuits are described by the Sandberg–Willson equation, without any piecewise-
linear approximations. A new method for finding bounds on the location of all the
solutions is offered. The method contracts a hyperrectangular region that includes
the solutions in a systematic manner, considering in succession all the individual
equations. It does not require much computation power and is very fast. The method
is very useful as a preliminary step of the algorithms for finding all the DC solutions,
making them more efficient. A numerical example is given to illustrate the proposed
approach.
Keywords DC analysis · Diode–transistor circuits · Multiple solutions
1 Introduction
Circuits having multiple DC solutions are commonly used in electronic devices.
Therefore finding all the solutions is a basic question of the analysis and design of
non-linear circuits [1–9, 14–18, 20, 21]. Among the various methods enabling us to
find all the DC solutions the most commonly used are based on piecewise-linear ap-
proximations and computational techniques, e.g. [1, 4, 7, 8, 14–16, 20]. Only a few
methods, e.g. [2, 3, 5, 6, 9, 17, 18, 21], can be applied to the circuits described by
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smooth (not piecewise-linear) non-linear equations, with the special attention paid to
diode–transistor circuits.
The known methods for finding all the DC solutions are time consuming and re-
quire large computing power. Consequently, only rather small-scale circuits can be
efficiently analyzed. A powerful idea in this area is based on the notion of successive
contraction, division and elimination of some hyperrectangular regions where the so-
lutions are sought (see e.g. [5, 6, 14, 17, 18, 21]). A crucial point of this approach is
a contraction method leading to bounds on the location of all the solutions contained
inside a hyperrectangular region. Although several contraction methods, based on
different ideas, have been offered [12, 13, 19] the problem is still open. This paper
brings a new method in this area addressed to the diode–transistor circuits described
by the real non-linear equations without any piecewise-linear approximations.
Let us consider a circuit consisting of resistors, diodes, bipolar transistors, and DC
voltage sources. The transistors are characterized by the Ebers–Moll model consist-
ing of two diode-controlled source combinations, emitter, base, and collector small
resistors, as well as very large emitter-base and collector-base resistors [1]. Let us
extract all the diode-controlled source combinations and all the individual diodes.
In this way a linear n-port is created consisting of resistors and voltage sources. If
this n-port, with the voltage sources set to zero, satisfies the following requirements:
the ports do not from any loops and no port forms a cut set, then the circuit can be
described by the Sandberg–Willson equation [10, 11]
f (v) + Av − b = 0, (1)
where v = [v1 . . . vn]T, vj (j = 1, . . . , n) is voltage across j th diode, b =
[b1 . . . bn]T, A = [aij ]n×n with aii > 0 for i = 1, . . . , n, f (v) = [f1(v1) . . . fn(vn)]T,
where fi(vi) = ii = Ki(eλvi − 1), i = 1, . . . , n, are the currents flowing through
all the diodes, both the individual and included in the transistors models. We
wish to find all the solutions to (1) which satisfy the constraints: −E ≤ vi ≤ E,
−Ki ≤ fi(vi) ≤ Ii , i = 1, . . . , n, where E is the sum of all voltage sources acting in
the circuit, whereas Ii is the forward burnout current of ith diode. Hence, the lower
bound on vi is l(0)i = −E, and the upper bound is u(0)i = min{E,wi}, where wi is
the solution of the equation Ii = Ki(eλwi − 1), i = 1, . . . , n. Thus, we seek all the
solutions to (1) in the n-dimensional rectangular region
[
l(0),u(0)
] = [l(0)1 , u(0)1




i ≤ vi ≤ u(0)i , i = 1, . . . , n.
2 Contraction Method Considering Some Surfaces Containing the Solutions




aij vj − bi = 0, i = 1, . . . , n. (2)
Let [l(0),u(0)] be n-dimensional rectangular region (hyperrectangle), where the so-
lutions of this set of equations are sought. Consider the last equation, for i = n, and
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rewrite it in the form
an1v1 + an2v2 + · · · + an,n−1vn−1 + gn(vn) = 0 (3)
where
gn(vn) = −bn + fn(vn) + annvn. (4)
Since ann > 0, gn(vn) is strictly monotonically increasing function mapping R1
onto R1. For any fixed value of vn the equation describes a plane in the (n − 1)-
dimensional space Rn−1. When vn varies, (3) describes a surface in the n-dimensional
space Rn. Consider the part of this surface contained inside the hyperrectangle
[l(0),u(0)]. We want to find a smaller hyperrectangle (if it exists) plunged inside

































k if (− ankan,n−1 ) > 0
l
(0)
k if (− ankan,n−1 ) < 0,





n if an,n−1 < 0
l
(0)
n if an,n−1 > 0.
Similarly we find l(1)n−1, such that vn−1 ≥ l(1)n−1. On the basis of these results we
choose new bounds on vn−1, u(1)n−1 = min{u(0)n−1, u(1)n−1} and l(1)n−1 = max{l(0)n−1, l¯(1)n−1}.






n−1, then we obtain a smaller hyperrectangle plunged
inside [l(0),u(0)], including the part of the surface contained in [l(0),u(0)]. Relation-
ship (6) shows that u¯(1)n−1 is the (n − 1)st coordinate of the point of intersection of
the surface, specified by (3), with the edge (or its production) of the hyperrectan-
gle [l(0),u(0)], described by the equations: vk = rk , k = 1, . . . , n − 2, n. A similar
interpretation holds for l(1)n−1.
We repeat the described above approach for any variable vi , i = n−2, n−3, . . . ,1
forming appropriate equations, obtained by rearranging (3). We analyze these equa-
tions similarly as we did with (5), every time taking into account the previous
results. If |anl | ≤ 1 for some l ∈ {1, . . . , n − 1}, then we omit the correspond-









1 on n − 1 variables vn−1, . . . , v1. On the basis of these re-
sults we find next bounds on the variable vn using the following procedure. We take
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k if ank > 0
u
(1)










k if ank > 0
l
(1)
k if ank < 0.
(8)
Since gn(vn) is strictly monotonically increasing function mapping the space R1




) ≤ vn ≤ g−1n
(
G+n
) = u¯(1)n . (9)
To find l¯(1)n = g−1n (G−n ) and u¯(1)n = g−1n (G+n ) we solve the equations gn(x) = G−n and
gn(x) = G+n . For this purpose we can apply the Newton method. On the basis of l¯(1)n
and u¯(1)n we find the bounds on vn: l(1)n = max{l(0)n , l¯(1)n } and u(1)n = min{u(0)n , u¯(1)n }.
Next we proceed to (n − 1)st equation of the set (2) and perform similar proce-
dure. The approach is continued until the first equation of the set (2) is taken into ac-
count. As a result we obtain a new contracted hyperrectangular region [lnew,unew] ⊂
[l(0),u(0)], including all the solutions contained in [l(0),u(0)]. The whole procedure
is then repeated and the process is continued until the bounds change insignificantly.
To illustrate the proposed contraction method we consider a set of three equations
f1(v1) + a11v1 + a12v2 + a13v3 − b1 = 0
f2(v2) + a21v1 + a22v2 + a23v3 − b2 = 0
f3(v3) + a31v1 + a32v2 + a33v3 − b3 = 0
(10)
and a hyperrectangular region [l(0),u(0)], where l(0) = [l(0)1 l(0)2 l(0)3 ]T, u(0) =
[u(0)1 u(0)2 u(0)3 ]T. Let us rewrite the last equation of the set (10) in the form
a31v1 + a32v2 + g3(v3) = 0 (11)
where
g3(v3) = −b3 + f3(v3) + a33v3. (12)
Assume that a31 < 0, a32 > 0, a33 > 0. For v3 = l(0)3 (11) describes in the
2-dimensional lower plane v1, v2 the straight line pl , shown in Fig. 1. Similarly,
for v3 = u(0)3 we obtain the straight line pu (see Fig. 1) on the upper plane v1, v2.
These straight lines are parallel.
Figure 1 shows also the surface described by (12) contained in the hyperrectangle
[l(0),u(0)]. As a matter of fact this surface is plunged inside the contracted hyper-
rectangle [l,u], where l = [l¯(1)1 l(0)2 l(0)3 ]T,u = [u(0)1 u¯(1)2 u(0)3 ]T. To find l and u we
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Equation (13) describes, for different values of v3 ∈ [l(0)3 u(0)3 ], parallel straight lines.
Taking into account the assumed signs of the coefficients (a31 < 0, a32 > 0, a33 > 0)













) = u¯(1)2 . (15)
The upper bound u¯(1)2 is a coordinate of the point of intersection of the surface de-
scribed by (11) with the edge: v3 = l(0)3 , v1 = u(0)1 . If u¯(1)2 < u(0)2 , as in Fig. 1, then













) = l¯(1)2 . (16)
The lower bound l¯(1)2 is a coordinate of the point of intersection of the surface de-
scribed by (11) with the edge: v1 = l(0)1 , v3 = u(0)3 . This point lies outside the hyper-
rectangle [l(0),u(0)], (l¯(1)2 < l(0)2 ), therefore we assume l(1)2 = l(0)2 . Thus, l(1)2 ≤ v2 ≤
u
(1)
2 , where l
(1)
2 = l(0)2 , u(1)2 = u¯(1)2 < u(0)2 .
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Fig. 2 Diode–transistor circuit for the Example 1
The foregoing approach is next applied to (14), taking into account the obtained





1 we assume l
(1)
1 = l¯(1)1 . The bound u¯(1)1 is a coordinate of the point located
outside the hyperrectangle, (u¯(1)1 > u
(0)
1 ), therefore we assume u
(1)
1 = u(0)1 . Hence,
l
(1)
1 ≤ v1 ≤ u(1)1 , where l(1)1 = l¯(1)1 > l(0)1 , u(1)1 = u(0)1 .
3 Numerical Example
The method proposed in Sect. 2 has been implemented in Delphi and tested on several
circuits. The computations have been executed using PC Pentium Core 2 Duo E6400.
A numerical example is given underneath.
Example 1 Let us consider the benchmark circuit (e.g., [14, 19, 20]) shown in
Fig. 2. The transistors and diodes are characterized by the Ebers–Moll model with
the following parameters: αF = 0.99, αR = 0.5, Ki = 10.10 fA (i = 1,3, . . . ,11),
Ki = 20.00 fA (i = 2,4, . . . ,12), Ki = 10.00 fA (i = 13,14,15), λ = 38.6635 V−1,
RE = RC = RB = 0, REB = RCB → ∞.
To find the preliminary bounds on the solutions we use E = 12 V, Ii = 100 mA
(i = 1, . . . ,15), and find, as described in Sect. 1, l(0)i = −12 V (i = 1, . . . ,15), u(0)i =
0.7739 V (i = 1,3, . . . ,11), u(0)i = 0.7563 V (i = 2,4, . . . ,12), u(0)i = 0.7742 V
(i = 13,14,15). Applying the method developed in Sect. 2 we obtain new bounds on
the solutions shown in the first and second columns of Table 1. This circuit has 11
DC solutions framed by the bounds included in the third and fourth columns. Table 1
shows that the bounds obtained by the proposed method are tight.
The time consumed by the proposed in this paper method is 0.23 ms, whereas the
method described in [19] consumes 0.78 ms.
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Table 1 Bounds on the solutions
















v1 −4.382 0.712 0.038 0.706
v2 −12.000 0.686 −10.337 0.664
v3 −4.727 0.716 0.408 0.709
v4 −12.000 0.691 −7.631 0.671
v5 −1.366 0.721 0.102 0.720
v6 −12.000 0.649 −11.031 0.636
v7 −0.175 0.693 0.404 0.691
v8 −12.000 0.656 −9.219 0.589
v9 −1.366 0.721 0.103 0.720
v10 −12.000 0.649 −11.031 0.636
v11 −0.175 0.693 0.404 0.691
v12 −12.000 0.656 −9.219 0.589
v13 −5.784 0.658 −0.366 0.642
v14 −2.101 0.658 −0.025 0.645
v15 −2.101 0.658 −0.025 0.645
Numerical experiments show that the method not only consumes less time than
alternative ones, but it frames the solutions more effectively and is much simpler for
implementation.
4 Conclusion
The method proposed in this paper effectively shrinks the preliminary region con-
taining all the DC solutions. Since the method operates in succession on individual
equations, it is very fast and does not require large computing power. The method is
very useful as a preliminary step of the algorithms for finding all the DC solutions,
causing reduction of the CPU time. For instance, in Example 4 (reference [16]) the
total time is reduced from 21.48 s to 13.95 s. In Example 2 in [19] it is reduced from
9.91 s to 5.73 s, whereas in Example 3 in [19] from 56.84 s to 33.82 s.
Open Access This article is distributed under the terms of the Creative Commons Attribution Noncom-
mercial License which permits any noncommercial use, distribution, and reproduction in any medium,
provided the original author(s) and source are credited.
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